Structural effects, especially corner angle of upper-corners of trapezoidal and rectangular, and triangular cross-sectional shapes of silicon nanowire field-effect transistors on effective carrier mobility and normalized inversion charge density have been investigated. <100>-directed silicon nanowire field-effect transistors with semi-gate around structure fabricated on (100)-oriented silicon-on-insulator wafers were evaluated. As the upper-corner angle decreased from obtuse to acute angle, we observed an increased amount of inversion charge using split-CV measurement. On the other hand, the effective carrier mobility dependence on the upper-corner angle seems to have an optimized point near 100 o at 296 K. Although normalized inversion charge density was the largest with acute angles, effective carrier mobility with acute upper-corner angle was severely degraded.
Introduction
Silicon nanowire (SiNW) field-effect transistors (FETs) attract much attention as an ultimate structure at the end of the scaling of complementary metal-oxide-silicon (CMOS) technology. This is mainly due to their excellent normalized on-current (I ON ) with steep normalized off-current (I OFF ) by superior electrostatic controllability to channel. A promising application represents low power consumption devices by reduction of power supply voltages, which can be realized due to the superiority of the I ON of SiNW FETs.
Many fabrication processes of the SiNW channel have been proposed with a top-down approach [1, 2] . The cross-sectional shapes of the SiNW channel depend on the initial shape and dimensions of silicon fins and additional thermal oxidation process conditions [3] . The initial shape is usually rectangular and can be modified with anisotropic dry etching with SiN hard mask [4] . Oxidation temperature, time, dopant concentration and ambient (dry or wet) affect the cross-sectional shape of the fabricated SiNW because stress in sacrificial silicon oxide, which surrounds the SiNW channel during the process, is highly significant for determining the cross-sectional shape of the SiNW channel [5] . The oxidation process predominantly employs stress-limited oxidation [6] for the fabrication of the narrow SiNW channels. A problem of the top-down process is the line edge roughness (LER) of the SiNW channel. Therefore, smoothing technologies, such as hydrogen annealing [7] and hydrogen thermal etching [8] , have also been proposed for rounding the SiNW channel or etching the LER of the SiNW channel. As a result, there exist various cross-sectional shapes of the SiNW channels: triangular [2, 4] , circular [1] , ellipsoidal [9] , and rectangular [10] . The effects of the various cross-sectional shapes of the SiNW FETs on their electrical properties have been reported, for example, the gate capacitance [11] , the on-current I ON [12] , the threshold voltage (V th ) [13] , the effective carrier mobility (µ eff ) [14] , and the interfacial state density (D it ) [15] .
However, the number of reports on the analysis of electrical characteristics dependence on the cross-sectional shape is smaller than that of the reports on device fabrication processes.
In this work, we fabricated <100>-directed SiNW FETs with triangular, trapezoidal and rectangular cross-sections with semi gate-around structure [16] on (100)-oriented silicon-on-insulator wafers. We electrically characterized the FETs focusing on the angle θ of the upper-corner of the channel cross-section of the SiNW channel, which has corners with acute and obtuse angles. We found a monotonic relationship between the corner angle θ and Q inv. The relationship between µ eff and θ have an optimized point near 100 o . We speculated that the acute angle in the channel cross-section degrades the effective carrier mobility because of severe surface roughness scattering.
Experiments
<100>-directed SiNW FETs and planar SOI FETs were fabricated simultaneously on (100)-oriented silicon-on-insulator (SOI) wafers with (i) a SOI layer thickness of 50 nm and buried oxide (BOX) layer thickness of 145 nm, and (ii) 75 nm of SOI layer and 50 nm of BOX layer, and (iii) 61 nm of SOI layer and 145 nm of BOX layer. We used p-type SOI wafers with resistivity of 10 Ω-cm. The dopant concentration in SiNW channel was nearly 1×10 17 cm -3 . After thinning of the SOI layer by sacrificial oxidation, mesa-type Si fin structures with embedded source/drain (S/D) pads were fabricated with lithography and dry etching process with a silicon nitride (SiN) hard mask deposited by low-pressure chemical-vapor deposition method (LP-CVD) using dichlorosilane (DCS) with a thickness of 50 nm for (i) and (ii), and with a silicon oxide hard mask with a thickness of 30 nm deposited by CVD method with tetraethylorthosilicate (TEOS) for (iii), followed by a sacrificial oxidation process in dry oxygen ambient for 1 hour at 1000 o C. A tri-gate-like semi gate-around structure [16] with a gate oxide (SiO 2 ) thickness (T ox ) of 3 nm (except the sample (f) with T ox of 5 nm) and poly-Si gate electrode of 75 nm were formed by the following processes, which are based on conventional CMOS process technology. We confirmed the gate oxide thickness of 3 nm using a monitor bulk Si wafer and not using a SOI wafer for device fabrication. After S/D ion implantation processes, a nickel self-align silicidation process was performed. The detailed fabrication process flow is described in [16] .
For the electrical evaluation of transfer and output characteristics, single-channel SiNW FETs were measured. For the evaluation of effective carrier mobility (µ eff ) and gate-to-channel capacitance (C gc ), the multi-channel SiNW FET was measured with the advanced split-CV method [17] for an accurate evaluation of C gc by elimination of the effects of parasitic capacitance and resistance, and ambiguity of the gate length of the FETs.
Cross-sectional transmission electron microscope (TEM) images of SiNW channels are shown in figure 1. As can be seen, triangular, trapezoidal, and rectangular cross-sections were obtained. The samples (a), (d), and (e) were fabricated using SOI wafer (i): the samples (b) and (c) were fabricated using SOI wafer (ii), and the sample (f) was fabricated using SOI wafer (iii) as described above. We could not observe an encroachment of nickel silicide between source and drain along the channel direction as in our earlier experiments [18, 19] . The top-width (w TOP ) and bottom-width (w BOTTOM ) of the samples (a), (b), and (c) were defined and the w TOP of the cross-sections were 0, 13.0 and 18.0 nm, respectively, (we define that the w TOP of 0 nm is related to the triangular cross-sections), whereas w BOTTOM were 24.4 and 25.4 nm, respectively. The difference in w TOP is larger than that in w BOTTOM , and we also characterized the shape with the upper-corner angle θ.
Although the initial cross-sectional shapes of the SiNW channel of all samples were rectangular, the cross-sectional shapes of the SiNW channel depended on the hard mask material. The cross-section of the SiNW channel with SiN hard mask resulted in triangular and rectangular cross-sections (samples from (a) to (e)). The SiNW channel with silicon dioxide resulted in a rectangular cross-section (sample (f)) in figure 1. As the cross-section of <110>-directed SiNW channel with SiN hard mask was rectangular in our previous experiments [20] , the triangular and trapezoidal shapes were not simply due to a bird's beak induced by the SiN hard mask. This result suggests an additional cause of the formation of the triangular cross-section. One possibility is that the oxidation of (110)-oriented surface is enhanced by the SiN hard mask. One reason might be the stress induced by the SiN hard mask because the cross-section of silicon nanowire is strongly related to the stress in silicon dioxide layer [5] , and the SiN layer tends to induce compressive stress on the under layer [21] .
The electrically determined gate oxide thickness of planar SOI FETs was 2.5 nm as shown in the results section. This thickness was different from the oxide thickness confirmed by the monitor wafer, which was a bulk silicon wafer, measured with ellipsometry. During the gate oxidation process, the SOI wafers were heated with an infra-red lamp. As the optical properties were different between the SOI wafers and bulk Si wafers, the process temperature might have been different between the SOI wafer and the monitor wafer. The potentially different process temperature could have caused the reduction of oxidation rate of the gate oxide thin firm.
Computer simulation procedures
The inversion charge distribution across the SiNW channel and the gate-to-channel capacitance (C gc )
of the SiNW FET were calculated using technical computer-aided design software (TCAD). A two-dimensional structure, which was a cross-section of the channel of the SiNW FET, was designed with the Taurus-MEDICI. The gate capacitance was calculated using the Taurus-DAVINCI with a three-dimensional SiNW FET structure. Quantum-mechanical effects were introduced using the modified local density approximation (MLDA) method [22, 23] . We used the MLDA method in [22, 23] instead of an improved method described in the appendix of [22] because of shorter calculation time of the prior method. The MLDA method is effective for devices with large dimensions. However, it might not be appropriate for the calculation of inversion carrier near the center and also near the corner of the channel cross-section of the devices with smaller cross-sectional dimensions. The gate length of the three-dimensional structure was designed to be 1 µm. The source and drain electrodes were grounded during the calculation of C gc in the same manner as in the split-CV measurement in the experiments. The parameters of the gate materials used in the simulation were those of a p-type polycrystalline silicon for pFETs and a n-type poly-Si for nFETs.
The gate oxide thickness was set to 2.5 nm and uniform around the SiNW channel. C gc was calculated using a quasi-static computation scheme implemented in the Taurus 
Results

Experiments
Typical characteristics, which is due to the low channel doping concentration [24] . We have evaluated inversion charge density and effective carrier mobility focusing on the upper-corner angle of SiNW channels. However, it has also been reported that effective carrier mobility is also influenced by the size of cross-section [14] . We will demonstrate that the upper-corner angle of the SiNW channel has more important roles on the electrical characteristics of SiNW FET in the discussion section. and µ eff were not available. Therefore, the trend of µ eff of SiNW pFET was not available, and a scenario similar to that of nFET was assumed in figure 3 (a) . However, there is a possibility that another reason of the highest µ eff of device (f) might be due to its large cross-sectional shapes.
There is a possibility that calculation of inversion charge density at the same overdrive voltage might not be coherent because electric field of multi-gate device depends on each cross-sectional shape.
We calculated the additional amount of inversion charge (Q add ) for the evaluation of a structural advantage of the SiNW FETs on the inversion charge density. We calculated the additional amount of inversion charge (Q add ) as shown in equation (1).
where c gc_NW is the gate-to-channel capacitance of the SiNW FET (not normalized). The parasitic S/D resistance (R SD ) was characterized using Chern's channel-resistance method [26] . R SD of <100>-directed pFETs was drastically reduced compared with R SD of <100>-directed planar SOI pFETs, which were 72 Ωµm with cross-section (c) and 376 Ωµm with planar SOI pFET.
However, as the peripheral length decreased, the normalized R SD by the peripheral length of three channel surfaces of the SiNW pFETs increased to 171 Ωµm with cross-section (a).
Finally, we evaluated the drain current of pFETs, which is shown in figure 7 . The drain current was normalized by the peripheral length of side surfaces and the top surface of the cross-sectional
shape. The drain current of the SiNW pFET with the narrowest SiNW channel at V OV = 1.0 V of the SiNW pFETs (sample (a)) with the L g of 490 nm was the highest, which suggests that the effect of an increased Q inv is superior to the effect of µ eff degradation. However, the I ON of SiNW pFET (sample (a)) with the L g of 56 nm was degraded compared with the SiNW pFET that had larger θ because of larger R SD with smaller cross-sectional channel dimensions. Considering the footprint of the SiNW channel, the small triangular cross-section might be more favorable for device integration.
Computer simulation results
First, we calculated the gate-to-channel capacitance C gc of the planar SOI nFET and pFET. Then, we compared the simulated results with our experimental results for the planar SOI FETs fabricated simultaneously with SiNW FETs. After comparing the results of the simulation and experiments, we found that the electrically determined value for T ox of the fabricated SOI FETs was 2.5 nm.
Therefore, T ox for the computer simulation was set to 2.5 nm.
The inversion charge distribution calculated using the Taurus-DAVINCI is shown in figure 8 . We can see higher inversion charge density regions around the corners of each cross-section. As the corner angle θ decreases, the area of the high inversion charge density region increases. Black and red lines in figure 3 (b) indicate the calculated Q inv of the triangular cross-section with θ less than When the corner angle θ was large, the simulation results agreed well with the experimental results.
However, as the corner angle θ decreased, the differences between the simulation and experimental results became larger. We suppose that the differences between our experimental results of fabricated devices and simulation results are due to the thinning of gate oxide thickness around the corners of the fabricated devices. In contrast, the gate oxide thickness T ox of the simulation was designed to be uniform both around the corners and along the flat channel surface.
We observed a larger inversion charge density of nFET than the inversion charge density of pFET in our simulations. However, the inversion charge density of pFET was larger in our experiment as shown in figure 3 (b) . In our simulations, distance of inversion layer from the channel surface in the cross-section of nFET was smaller than the distance of the inversion layer from the channel surface of pFETs. Therefore, the gate capacitance of nFET was larger than the gate capacitance of pFET in our simulation results. We suppose that the experimental results suggest that the increase of the amount of inversion charge near the center of channel cross-section of pFET, which might not well be considered in the simulation using MLDA method.
Discussion
There is a geometrical restriction in trapezoidal cross-sections: the sum of the lower-corner angles and the upper-corner angles must be 180 o . Therefore, as the upper corner angle θ increases, the lower-corner angles must decrease, which results in an increase of the contribution of the lower-corner to Q inv . However, the lower-corner is not entirely surrounded by the gate electrode and the contribution to Q inv is smaller than that of the upper-corner. Therefore, we speculate that the contribution of the upper-corner is larger than that of the lower-corner.
Q inv in the experiment agrees well with the calculated Q inv in large θ regions. However, as θ decreased, the difference between our experimental and simulated results became larger. One possible reason is the oxide thinning around the corners because of the stress introduced into the silicon channel during the gate oxidation process [27] [28] [29] . We assume that as the corner angle θ decreases, the stress induced around corners increases and the oxidation rate decreases. We can see similar phenomena in the TEM images of figure 1. Figure 1 (b) and (c) show a smaller deviation than other TEM images, which are suitable for direct observation. The oxide thicknesses of the lower-corners are thinner than in other regions in figures 1 (b) and (c) . The oxide thickness of the upper-corners is also thinner in the TEM image in figure 1 (c) .
The effective carrier mobility µ eff of the sample (a) (triangular cross-section) was the most degraded for both nFETs and pFETs as shown in figure 3 (a) at 296 K. The degradation of µ eff because of the acute corner angle is also confirmed by sample (d) and (e) in figure 1. The devices (d) and (e) have larger h NW than the device (a). However, the values for the effective carrier mobility µ eff of the devices (d) and (e) are comparable with µ eff of the device (a) for both nFETs and pFET (cf.
tables 1 and 2).
This result suggests that an acute angle in a SiNW cross-section degrades µ eff severely even when the cross-sectional dimensions are enlarged.
We also evaluated using carrier mobility of pFETs (a), (d), and (e) using Y-function method [30, 31] and the low-field mobility µ 0 of 65.7, 43.9, and 68.1 cm 2 /Vs, respectively, was obtained.
Theses values are consistent with our results in table 2. We could not conclude why µ eff of pFET (d) was much lower than (a) and (e). However, we would like to stress that the acute upper-corner angle degraded effective carrier mobility of SiNW FETs, overall.
We interpret the result in figure 3 (a) as follows. When the upper corner angle θ is 133 o , which is the largest θ in the samples in this work, µ eff is the most degraded because the lower-corner angle is the smallest, and the charge around the lower-corner angle suffered from a severe mobility degradation. As θ decreased to 121 o and 100 o , the lower-corner angle increased and the mobility degradation around corners was suppressed. We also speculate that the upper-corner degrades µ eff only marginally when θ decreased in the obtuse angle region. In fact, in figure 3 (a) , we failed to observe a degradation of µ eff caused by the reduction of the upper-corner angle θ. Therefore, a balance between the upper-corner angle and the lower-corner angles might determine the optimized point of µ eff of SiNW FET. Based on our results, we conclude that this optimized point is around 100 o for nFETs at 296 K.
For investigation of the causes of effective mobility degradation of SiNW FETs, surface-roughness-limited mobility (µ surf ) was evaluated. As the measurement temperature decreased, the effect of the phonon-scattering-limited mobility (µ ph ) was reduced. At the temperature nearly 40 K, we can extract surface-roughness-limited mobility µ surf (cf. figure 5) . µ surf of each device was summarized in figure 6 . µ eff at the inversion density (N s ) = 7×10 12 cm -2 was 123 cm Therefore, µ eff of SiNW nFET with θ of 100 o was the largest at 296 K.
An increase of µ eff of SiNW nFETs due to a triangular cross-sectional shape with a gate oxide thickness of 20 nm has previously been reported [25] . We assume that the difference between our results and the reported results on µ eff is due to a deposited thick gate oxide, which retards the electrical field near corners because of a structural relaxation of the corner sharpness by deposition, not by thermal oxidation. Another possible reason could be the strong stress because of the SiN hard mask, which resulted in a bended SiNW channel in [4, 25] .
The value for R SD of <100>-directed SiNW pFETs was also smaller than the corresponding value of the planar SOI pFETs. R SD of <100>-directed SiNW pFETs was also substantially reduced compared with those of <110>-directed SiNW pFETs. These results suggest that the boron diffusion is different for SiNW or planar devices and SiNW channel directions. For <100>-directed SiNW pFETs, R SD normalized by the peripheral length of three surfaces is also different, and as the dimensions decreased, the normalized R SD increased. This phenomenon could be explained by an additional access resistance (R acc ) from the S/D region to the SiNW channel, as shown in figure 9 , where tapered shapes were realized during the lithography steps. Therefore, an additional treatment including tilted implantations or dopant segregation with a nickel silicidation technology is especially required to reduce the increasing resistance for SiNW FET with small dimensions.
In this work, we assumed that the upper-corners have no influence on each other because w TOP is approximately 15 nm and therefore sufficiently large to consider them separable. This is also shown in the computer simulation results (cf. figure 8) . When w TOP is further reduced, the high Q inv regions approach each other and might merge. A SiNW FET with such a cross-section is out of the scope of this work and would require further experiments.
Conclusions
We 
